“VHDL Integer zu STD_Logic_Vector” Code-Antworten

VHDL Integer zu STD_Logic_Vector

use ieee.numeric_std.all;
...
my_slv <= std_logic_vector(to_unsigned(my_int, my_slv'length));